

Abstract

The invention relates to a data processing device with a data processing logic cell field and at least one sequential CPU,
5 wherein a coupling of the sequential CPU to the data processing logic cell field, for data exchange, particularly in block form, by means of lines leading to a cache memory is provided.